

IN THE CLAIMS

What is claimed is:

1 1. A system for processing simplex and multiplexed voice packets, comprising:
2 a compare circuit that includes a plurality of locations that include
3 simplex entries and multiplex entries, each simplex entry including data that
4 can match simplex packet information, each multiplex entry including data
5 that can match multiplex packet information.

1 2. The system of claim 1, wherein:
2 each simplex entry includes data that can match predetermined
3 simplex packet header information.

1 3. The system of claim 1, wherein:
2 each simplex entry includes data that can match information
3 corresponding to at least one network layer.

1 4. The system of claim 1, wherein:
2 each simplex entry includes data that can match a user datagram
3 protocol destination port address.

1 5. The system of claim 1, wherein:
2 each simplex and multiplex entry includes an entry type field having a

3 first value in a simplex entry and a second value different from the first value
4 in a multiplex entry.

1 6. The system of claim 1, wherein:

the compare circuit includes a content addressable memory (CAM).

1 7. The system of claim 6, wherein:

2 the CAM includes maskable entries.

1 8. The system of claim 7, wherein:

2 the CAM entries are globally maskable.

1 9. A packet processing system, comprising:

2 a compare section having a content addressable memory (CAM) that

3 includes a plurality of entries that match simplex voice packet information and

4 multiplexed voice packet information.

1 10. The packet processing system of claim 9, wherein:

2 each entry includes at least one bit that indicates if the entry matches

3 simplex voice packet information or multiplexed voice packet information.

1 11. The packet processing system of claim 9, wherein:

2 each entry that matches multiplexed voice packet information includes

3 a field that stores a voice channel value.

1 12. The packet processing system of claim 11, wherein:

2 each entry that matches multiplexed voice packet information further

3 includes a trunk field that stores a data value corresponding to a grouping of

4 voice channels.

1 13. The packet processing system of claim 9, wherein:

2 each entry that matches simplex voice packet information includes a

3 field that stores a voice channel value.

1 14. The packet processing system of claim 9, wherein:

2 each entry that matches simplex voice packet information includes a
3 field that matches transport layer header information.

¶ ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨ ⑩ ⑪ ⑫ ⑬ ⑭ ⑮ ⑯ ⑰ ⑱ ⑲ ⑳

1 **15.** A system, comprising:

2 a processor;

3 a storage register coupled to the processor that stores simplex voice

4 packet information;

5 a voice packet input coupled to the processor that provides multiplexed

6 voice packet information; and

7 a compare circuit coupled to the processor that compares simplex

8 voice packet information from the storage register and multiplexed voice

9 packet information from the voice packet input to a plurality of entries, each

10 entry indexing to a particular voice channel.

1 **16.** The system of claim 15, wherein:

2 the compare circuit includes a content addressable memory (CAM).

1 **17.** The system of claim 16, wherein:

2 each CAM entry includes at least one entry type field for

3 distinguishing between entries that match simplex voice packet information

4 and entries that match multiplexed voice packet information.

1 **18.** The system of claim 17, wherein:

2 each entry indexes address information for a storage location

3 corresponding to a voice channel.

1 19. The system of claim 15, wherein:

2 the compare circuit entries each include valid indications that indicate
3 when an entry contains valid information.

1 20. The system of claim 15, wherein:

2 the compare circuit compares simplex voice information with multiple
3 entries.

1 21. The system of claim 15, wherein:

2 the compare circuit compares multiplex voice information with
3 multiple entries.